

AN10999

Application with TDA8035 - Demonstration board description

Rev. 1.0 — 1 February 2012

Application note

Document information

Info	Content
Keywords	TDA8035, Cake8035, Smart Card Interface, Pay TV, STB, ISO 7816-3, NDS
Abstract	The application note describes the Cake8035 demo board for TDA8035: schematics, layout and use of this board.



Revision history

Rev	Date	Description
1.0	20120201	First released version

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

The TDA8035HN is proposed in HVQFN32 package.

In the document, the TDA8035HN will be referred as TDA8035.

This application board is a single board embedding the TDA8035, its capacitors, some connectors for external signals and a smart card connector.

This demonstration board is planned to be used as daughter board, plugged on a mother board embedding the correct connectors.

The evaluation mother board Cake80xxMBA can be purchased from NXP for evaluation purpose.

For a first evaluation, the board can also be connected to a microcontroller board with a few wires.

2. Hardware

The following pictures present the whole board:

- Electronic schematic
- Layout
- Components position




Fig 1. Cake8035 - Schematic




Fig 2. Cake8035 – Layout Top view




Fig 3. Cake8035 – Layout Bottom view




Fig 4. Cake8035 – Components Top view




Fig 5. Cake8035 – Components Bottom view

COMPANY PART NO.	COUNT	REFERENCE	GEOMETRY	DESCRIPTION	Fournisseur
Z5ECNDA3GN105	1	C4	c0603	1uF, Capacite X5R 0603 16V, 10%	
Z5ECNDA3GN334	2	C5 C6	c0603	330nF, Capacite X5R 0603 16V, 10%	
Z5ECNDB3GQ224	2	C7 C8	c0603	220nF, Capacite X7R 0603 25V, 10%	
Z5ECNDB3G5104	3	C9 C10 C11	c0603	100nF, Capacite X7R 0603 50V, 10%	
Z5ECNDD3F5330	2	C12 C13	c0603	33pF, Capacite COG 0603 50V, 5%	
Z5ECNDJAGL106	3	C1 C2 C3	cap_320x160x160_a	10uF, Capacite Tantalum Package TAJA AVX:TAJA106K010R, 10%, 10V-85 degres / 7V-125 degres	
Z5ECNTA1K0017	2	J2 J4	con_bar_254_2x4_md	Bar2x4, Barrette male droite double rangee, 2x4 points, Pas:2.54mm, H=7mm	
Z5ECNTM000001KN	2	TP33 TP34	tp_boucle_d100	5001, TestPoint:KEystone:5001 Noir	
Z5ECNTZ700001IT	1	J5	con_ltt_ccm01_2251	CCM01-2251, ITT_CANNON: CMD1-2251LFT, Lecteur de carte 8 voies plus detectior	NXP
Z5EINTK00003KK	1	ST2	cav_1016	CAV_10.16, Cavalier dore 10.16mm KONTEK:3130676000500	
Z5ERESA3D000B	3	R1 R3 R5	r0603	0, Resistance Package CMS 0603 1% 0.1W	
Z5ERESA3D1003	1	R4	r0603	100k, Resistance Package CMS 0603 1% 0.1W	
pnxs_chev_citr_s	2	ST3 ST6	chev_citr_o_bom	A_SOUDEUR, Chevron Citroen 0603 !!! A SOUDEUR !!!	
pnxs_hc49s_NC_plot	1	Y1	xtal_hc49s_plot	N.C., Quartz package HC49/S ***NON CABLE*** sur plot femelle	
pnxs_r0603_nc	1	R2	r0603	N.C., Resistance Package CMS 0603 1% 0.1W ***NON CABLE***	
pnxs_tda8035hn	1	IC1	hvgfn32_050_500x500_sot617_3	TDA8035HN, NXP: TDA8035HN IC Card Interface package:hvgfn32	NXP
zbulle01	1			Circuit_imprime:BSX0207-1	
ztulpe03	1			BULLE06:barrette_femelle_tulpe_3points_type_E-TEC:SIB132S04701	

Fig 6. Cake8035 – Bill of material

3. Daughter board

The Cake8035 can be plugged on a mother board to be tested in a prototype.

The contact between the mother and the daughter board is made by the connectors named J2 and J4. The connectors used are a male straight HE10 2x4 pins for J2 and 2x5 pins for J4. The pitch is 2.54 mm.

3.1 Connection




Fig 7. TDA8035 daughter board: size and position of the connectors

All the contact interfaces needed to drive the TDA8035 are available on the J2 and J4 connectors. These signals are defined below.




Fig 8. J2 and J4 contacts for TDA8035 – Cake8035

3.2 Power supply

Using this application, there are two power supply inputs for the TDA8035:

- a. VDDI available directly from the mother board connector: J2-1, or from a test point: TP33
- b. VDDP available from a test point: TP34

VDDI can be supplied using the test point or the J2 connector. The solder jumper ST6 can be used to select the input: if input from TP33: ST6 must be open. If J2 is used; ST6 must be closed.

VDDP can be supplied from TP34 or directly connected to VDDI. The choice is made with the solder jumper: ST3.

If TP34 is used: ST3 must be open. If VDDP comes from VDDI, ST3 must be closed.

The default use of the evaluation board is:

- c. VDDI supplied from the mother board through J2 → **ST6 closed**
- d. VDDP connected to VDDI → **ST3 closed**

To use the board in this configuration, the power supply must be in the allowed range for VDDI and VDDP: $2.7 < VDDI = VDDP < 3.6$.

Typically a 3.3 V power supply is the right choice.

3.3 Clock

With the TDA8035 demo board, the default use is with the clock supplied by the mother board through the XTAL1 pin of J2 (pin 2).

In this case, the crystal doesn't need to be present on the board, and the solder jumper ST1 is open to avoid conflict in the case a crystal is connected.

If the host cannot supply the clock, a crystal must be plugged in the Y1 connector. Two 33 pF capacitors (C8, C9) are already present on the board for this option. If a crystal is connected, the jumper ST1 must be soldered to connect the crystal to the XTAL1 pin of the TDA8035.

3.4 Application

To develop an application with these boards, refer to the TDA8035 Application note AN10997.

4. Legal information

4.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine

whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

4.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

5. Contents

1.	Introduction	3
2.	Hardware.....	3
3.	Daughter board.....	10
3.1	Connection.....	10
3.2	Power supply.....	11
3.3	Clock	11
3.4	Application.....	11
4.	Legal information	12
4.1	Definitions	12
4.2	Disclaimers.....	12
4.3	Trademarks.....	12
5.	Contents.....	13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 February 2012

Document identifier: AN10999